

ABSTRACT OF THE DISCLOSURE

An image signal output from a first delay circuit is taken out from an image interpolation filter and from a second delay circuit corresponding to an image-quality adjustment filter, and an image signal selected by a first selector is output through a second selector from an output terminal. In this case, a bypass unit (the second delay circuit and the first selector) for bypassing the image interpolation filter and the image-quality adjustment filter to take out a first set and a second set of images written into first and second image memories is provided. Selections at the first and second selectors are made according to an identification signal for identifying an interlaced image signal or a progressive image signal, extracted by a decoder circuit, a still-image/motion-image mode signal input to a first control terminal, and a first/second field selection signal input to a second control terminal.